A Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA,

J. Wang, Q. Lou, X. Zhang, C. Zhu, Y. Lin, and Deming Chen,