A Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA.

Publication
28th International Conference on Field-Programmable Logic and Applications
Date
Links
PDF